Sign Up

Sign Up to our social questions and Answers Engine to ask questions, answer people’s questions, and connect with other people.

Have an account? Sign In

Have an account? Sign In Now

Sign In

Login to our social questions & Answers Engine to ask questions answer people’s questions & connect with other people.

Sign Up Here

Forgot Password?

Don't have account, Sign Up Here

Forgot Password

Lost your password? Please enter your email address. You will receive a link and will create a new password via email.

Have an account? Sign In Now

You must login to ask a question.

Forgot Password?

Need An Account, Sign Up Here

Please briefly explain why you feel this question should be reported.

Please briefly explain why you feel this answer should be reported.

Please briefly explain why you feel this user should be reported.

Sign InSign Up

The Archive Base

The Archive Base Logo The Archive Base Logo

The Archive Base Navigation

  • Home
  • SEARCH
  • About Us
  • Blog
  • Contact Us
Search
Ask A Question

Mobile menu

Close
Ask a Question
  • Home
  • Add group
  • Groups page
  • Feed
  • User Profile
  • Communities
  • Questions
    • New Questions
    • Trending Questions
    • Must read Questions
    • Hot Questions
  • Polls
  • Tags
  • Badges
  • Buy Points
  • Users
  • Help
  • Buy Theme
  • SEARCH
Home/ Questions/Q 3941040
In Process

The Archive Base Latest Questions

Editorial Team
  • 0
Editorial Team
Asked: May 20, 20262026-05-20T00:29:34+00:00 2026-05-20T00:29:34+00:00

As per SDIO specification, the sequence of operations (for write transaction) take place as:

  • 0

As per SDIO specification, the sequence of operations (for write transaction) take place as:

Command53 — CommandLatency — Command53Response — ResponseLatency — startbit — write-number-of-bytes — CRC — endbit — WriteLatency — startbit — CRC — endbit — busybit.

During benchmarking of SDIO UART driver, the time values which I got were more than expected. A lot of latency was found especially during write transaction.

Reasons for latency could be scheduler allocating processor time to other processes, delay in work queues, etc.

I would like to analyze and understand the latency. May be understanding the mapping between the device driver code and the Logic Analyzer waveform can lead to some cue.

Can somebody shed some light on this?

Thank you.


EDIT 1:
Sorry! I assumed a few things.

In sdio_uart_transmit_chars() there is a call to sdio_out() which in turn calls sdio_writeb() and this call writes byte wise (one byte at a time) to a SDIO UART device. I modified the driver to use sdio_writesb() i.e. multi-byte mode. This reduced the time taken to write X bytes relatively. Interestingly, with increase in size of write data, there was exponential increase in WriteLatency (as mentioned above).

This latency could be because of many reasons. I would like to understand these reasons.

Setup: I am using Linux (v 2.6.32) laptop and a loadable kernel module (which is modified sdio_uart.c)


EDIT 2:

May be adding ‘SDIO’ in this question is misleading..(not sure at the moment). The reasons for delay could be generic to any device driver while interacting with the hardware and it may be independent of SDIO write process.

If somebody can point me to related online resource, I would be happy to explore and update the result here.

Hope I added more clarity this time. Please comment if I the question is still not clear.

Thank you for your time.


EDIT 3:

Yes, I am looking at the signals on Logic Analyzer (LA) and there are longer delays during and between writes than I expected.
To give an idea about time values:
For 512 bytes transfer: At the hardware level theoretically the write should take 50 micro seconds (us), however in reality I got 200 us.

This gap of 150 us is what I want to understand.

Note:
1) I am rounding off the time values to simplify the case.
2) All the time values are calculated at Kernel level and no user space issue is involved here.

  • 1 1 Answer
  • 0 Views
  • 0 Followers
  • 0
Share
  • Facebook
  • Report

Leave an answer
Cancel reply

You must login to add an answer.

Forgot Password?

Need An Account, Sign Up Here

1 Answer

  • Voted
  • Oldest
  • Recent
  • Random
  1. Editorial Team
    Editorial Team
    2026-05-20T00:29:34+00:00Added an answer on May 20, 2026 at 12:29 am

    One thing worth looking at is if your sd interface functions by DMA, such that the driver can program the state machine and then it just runs by itself, or if getting the message out requires repetitive service by the driver, which might be delayed by other kernel obligations.

    You could also see if there may be an I/O bottleneck, for example is the SD interface or whatever bus it hangs off of also used for something else?

    Finally you could search for ways to increase the priority. At an extreme, you could switch to a real time SD driver rather than a normal one.

    • 0
    • Reply
    • Share
      Share
      • Share on Facebook
      • Share on Twitter
      • Share on LinkedIn
      • Share on WhatsApp
      • Report

Sidebar

Related Questions

Per man pages, snprintf is returning number of bytes written from glibc version 2.2
as per Using ptrace to write a program supervisor in userspace , I'm attempting
As per Yahoo, we have to limit number of request to the server's to
Per the MSDN documentation , the following syntax is used: // A read-write instance
Per this helpful article I have confirmed I have a connection pool leak in
Per the Java documentation, the hash code for a String object is computed as:
Per version (1.0, 1.1, 2.0, 3.0, 3.5), how many classes are in the .NET
Per the example array at the very bottom, i want to be able to
As per my understanding stateless session beans are used to code the business logic.
As per the Emacs docs , every time you open a file, Emacs changes

Explore

  • Home
  • Add group
  • Groups page
  • Communities
  • Questions
    • New Questions
    • Trending Questions
    • Must read Questions
    • Hot Questions
  • Polls
  • Tags
  • Badges
  • Users
  • Help
  • SEARCH

Footer

© 2021 The Archive Base. All Rights Reserved
With Love by The Archive Base

Insert/edit link

Enter the destination URL

Or link to existing content

    No search term specified. Showing recent items. Search or use up and down arrow keys to select an item.