Sign Up to our social questions and Answers Engine to ask questions, answer people’s questions, and connect with other people.
Login to our social questions & Answers Engine to ask questions answer people’s questions & connect with other people.
Lost your password? Please enter your email address. You will receive a link and will create a new password via email.
Please briefly explain why you feel this question should be reported.
Please briefly explain why you feel this answer should be reported.
Please briefly explain why you feel this user should be reported.
Below is the code:
always @ (C[n-1])
begin
C[2*n-1:n]=C[n-1];
end
Is that possible? If not, how can I do it? Basically it’s performing a sign extension.
The syntax for replicating a bit in Verilog is
{COUNT{bits}}. In your case something like{n{C[n-1]}}