Sign Up

Sign Up to our social questions and Answers Engine to ask questions, answer people’s questions, and connect with other people.

Have an account? Sign In

Have an account? Sign In Now

Sign In

Login to our social questions & Answers Engine to ask questions answer people’s questions & connect with other people.

Sign Up Here

Forgot Password?

Don't have account, Sign Up Here

Forgot Password

Lost your password? Please enter your email address. You will receive a link and will create a new password via email.

Have an account? Sign In Now

You must login to ask a question.

Forgot Password?

Need An Account, Sign Up Here

Please briefly explain why you feel this question should be reported.

Please briefly explain why you feel this answer should be reported.

Please briefly explain why you feel this user should be reported.

Sign InSign Up

The Archive Base

The Archive Base Logo The Archive Base Logo

The Archive Base Navigation

  • SEARCH
  • Home
  • About Us
  • Blog
  • Contact Us
Search
Ask A Question

Mobile menu

Close
Ask a Question
  • Home
  • Add group
  • Groups page
  • Feed
  • User Profile
  • Communities
  • Questions
    • New Questions
    • Trending Questions
    • Must read Questions
    • Hot Questions
  • Polls
  • Tags
  • Badges
  • Buy Points
  • Users
  • Help
  • Buy Theme
  • SEARCH
Home/ Questions/Q 3984628
In Process

The Archive Base Latest Questions

Editorial Team
  • 0
Editorial Team
Asked: May 20, 20262026-05-20T05:47:34+00:00 2026-05-20T05:47:34+00:00

Hi I have a makefile I am creating where each .o is represented as

  • 0

Hi I have a makefile I am creating where each .o is represented as a relative path to another directory and has a dependency on a .cpp file in the local directory. My understanding of the problem is that I can’t use functions in a rule definition so the rule:

%.o: %.cpp

results in a prerequisite .cpp that is in the same directory as the .o which is not where the cpp is actually located. For example:

../../Tmp/MyClass.o: ../../Tmp/MyClass.cpp <— WRONG, result of %.o: %.cpp

../../Tmp/MyClass.o: MyClass.cpp <— RIGHT, how do I do this in an automatic way?

Lastly the output, which is in yet another directory, has a dependency on the .o’s so they must all have full relative path information from the beginning:

OBJS := $(addprefix ../../../Tmp/XCode/${PLATFORM}/${CONFIGURATION}/, $(addsuffix .o, $(basename ${SRCS})))

${OUTPUT}: ${OBJS} ; ${AR} $@ ${OBJS}

Thanks!

  • 1 1 Answer
  • 0 Views
  • 0 Followers
  • 0
Share
  • Facebook
  • Report

Leave an answer
Cancel reply

You must login to add an answer.

Forgot Password?

Need An Account, Sign Up Here

1 Answer

  • Voted
  • Oldest
  • Recent
  • Random
  1. Editorial Team
    Editorial Team
    2026-05-20T05:47:35+00:00Added an answer on May 20, 2026 at 5:47 am

    I think kristi’s solution will work, but here’s another way to do the same thing:

    # Here's how you do it:
    OBJS := $(addprefix ../../../Tmp/XCode/${PLATFORM}/${CONFIGURATION}/, $(addsuffix .o, $(basename ${SRCS})))
    
    # Here's a slightly cleaner way:
    BASEPATH = ../../../Tmp/XCode/$(PLATFORM)/$(CONFIGURATION)
    OBJS := $(patsubst %.cc,$(BASEPATH)/%.o,$(SRCS))
    
    # And here's the rule:
    $(OBJS): $(BASEPATH)/%.o: %.cc
        whatever...
    
    • 0
    • Reply
    • Share
      Share
      • Share on Facebook
      • Share on Twitter
      • Share on LinkedIn
      • Share on WhatsApp
      • Report

Sidebar

Related Questions

I have a makefile which does the usual directory creation: $(Release_target_OBJDIR)/%.o: %.cpp mkdir -p
I have a Makefile from which I want to call another external bash script
I am creating a Makefile which I want it to be a single file
gcc 4.4.1 C99 I am creating a client server application. I have a Makefile
I have a Makefile building many C files with long long command lines and
I have a makefile template to compile a single DLL (for a plugin system).
I have a makefile project that builds and links a DLL, using the command-line
We have a Makefile which runs on a Windows 2003 machine and we are
I have a makefile with something like the following targets: install: do a whole
I have a Makefile that looks like this CXX = g++ -O2 -Wall all:

Explore

  • Home
  • Add group
  • Groups page
  • Communities
  • Questions
    • New Questions
    • Trending Questions
    • Must read Questions
    • Hot Questions
  • Polls
  • Tags
  • Badges
  • Users
  • Help
  • SEARCH

Footer

© 2021 The Archive Base. All Rights Reserved
With Love by The Archive Base

Insert/edit link

Enter the destination URL

Or link to existing content

    No search term specified. Showing recent items. Search or use up and down arrow keys to select an item.