How can I simulate the behavior of a stack or a queue in VHDL? Any pointers?
I had thought of using some thing like logical shift operation of bits but how to check the constraints of stack being empty or the case of stack overflow?
Sign Up to our social questions and Answers Engine to ask questions, answer people’s questions, and connect with other people.
Login to our social questions & Answers Engine to ask questions answer people’s questions & connect with other people.
Lost your password? Please enter your email address. You will receive a link and will create a new password via email.
Please briefly explain why you feel this question should be reported.
Please briefly explain why you feel this answer should be reported.
Please briefly explain why you feel this user should be reported.
You can start by reading Peter Ashenden book “The Designer’s Guide to VHDL”.
On chapter 19 he implements a Queuing Network and he goes at length to explain how to implement queues on VHDL.
You can get the VHDL files for that book at: http://www.csee.umbc.edu/help/VHDL/ashenden/ch_19/