Home/ Questions/Q 9273895
In Process

The Archive Base Latest Questions

Editorial Team
  • 0
Asked: 2026-06-18T16:13:19+00:00

I am learning VHDL. When I tried to make a testbanch I run into

  • 0

I am learning VHDL. When I tried to make a testbanch I run into these words. What do they mean? I could find any simple explanaition on google.

Thanks in advance.

Share

Leave an answer

You must login to add an answer.

Need An Account,

1 Answer

  1. Editorial Team

    tSetup and tHold aren’t VHDL keywords to my knowledge but the minimum setup and hold time for the device being simulated to operate correctly.

    • tSetup – The amount of time the data/control needs to be valid before the clock edge.
    • tHold – The amount of time the data/control needs to be valid after the clock edge.

    A simple graphic explaining this:

    http://en.wikipedia.org/wiki/Flip-flop_%28electronics%29#Setup.2C_hold.2C_recovery.2C_removal_times

    • 0