Sign Up to our social questions and Answers Engine to ask questions, answer people’s questions, and connect with other people.
Login to our social questions & Answers Engine to ask questions answer people’s questions & connect with other people.
Lost your password? Please enter your email address. You will receive a link and will create a new password via email.
Please briefly explain why you feel this question should be reported.
Please briefly explain why you feel this answer should be reported.
Please briefly explain why you feel this user should be reported.
I am stuck while solving this question,
What is the minimum number of 2 input
nand gates required to realize
I found the answer when there is no limit on the number of inputs, but cant find the answer when the constraint “2 input nand gate” is specified”. Any help would be appreciated.
Well, what you tried? (Since it sounds like homework 😉
I suggesting reading Wikipedia: Adder. It gives the schematics for a full-adder using a combination of AND/OR/XOR gates. Note that these gates can be made from just (2-input) NAND gates … then it’s just a matter of minimizing.
Happy learning.