Sign Up to our social questions and Answers Engine to ask questions, answer people’s questions, and connect with other people.
Login to our social questions & Answers Engine to ask questions answer people’s questions & connect with other people.
Lost your password? Please enter your email address. You will receive a link and will create a new password via email.
Please briefly explain why you feel this question should be reported.
Please briefly explain why you feel this answer should be reported.
Please briefly explain why you feel this user should be reported.
I frequently see information about architecturally instructions and data must be aligned to word, half-word, etc. boundaries. While it is not difficult to follow these rules, I am just wondering if someone can tell why (generally) this requirement exists?
EDIT: basically found my answer here: why is data structure alignment important for performance?
this is because of high efficient data bus design issue. With aligned memoey address, the data can fit in the data bus efficiently.
For a 32 bit word load, if it is aligned, all the 32bit data bus which connect the CPU and DRAM MEMORY.Otherwise, the computer have to use the lower part of the data bus once, and then load again using the higher part of the data bus.
What is more, the current cache architecture design also take advantage of align constraint