I’m developping a mixed-hdl design using VHDL and Verilog IP’s.
Which tool can I use to simulate and synthetize it for free if my target FPGA vendor is not chosen yet?
Share
Sign Up to our social questions and Answers Engine to ask questions, answer people’s questions, and connect with other people.
Login to our social questions & Answers Engine to ask questions answer people’s questions & connect with other people.
Lost your password? Please enter your email address. You will receive a link and will create a new password via email.
Please briefly explain why you feel this question should be reported.
Please briefly explain why you feel this answer should be reported.
Please briefly explain why you feel this user should be reported.
I’m developping a mixed-hdl design using VHDL and Verilog IP’s.
Which tool can I use to simulate and synthetize it for free if my target FPGA vendor is not chosen yet?
Xilinx ISIM certainly can do mixed language simulations. Last time I used it much, there were limitations : I could only add Verilog memory models to the top level of my VHDL design, not in a sub-level (representing a SODIMM module) and there were some stupid port connection bugs, possibly now fixed.
Avoid using Xilinx IP and it’ll simulate vendor neutral code, though technically that may violate the license agreement.
Post-synthesis netlists may be in either language, but if your memory models are only available in Verilog and your testbenches are VHDL, that doesn’t help much…