Is it possible to create objects files in makefile depending on the name of the target?
something like
all : gsm gsm_db
if make gsm
%.o : %.cpp
$(CC) $(CFLAGS) $< -o $@
if make gsm_db
%.o : %.cpp
$(CC) $(CFLAGS_DB) $< -o $@
Sign Up to our social questions and Answers Engine to ask questions, answer people’s questions, and connect with other people.
Login to our social questions & Answers Engine to ask questions answer people’s questions & connect with other people.
Lost your password? Please enter your email address. You will receive a link and will create a new password via email.
Please briefly explain why you feel this question should be reported.
Please briefly explain why you feel this answer should be reported.
Please briefly explain why you feel this user should be reported.
Something like this should work: