Sign Up to our social questions and Answers Engine to ask questions, answer people’s questions, and connect with other people.
Login to our social questions & Answers Engine to ask questions answer people’s questions & connect with other people.
Lost your password? Please enter your email address. You will receive a link and will create a new password via email.
Please briefly explain why you feel this question should be reported.
Please briefly explain why you feel this answer should be reported.
Please briefly explain why you feel this user should be reported.
Let’s assume below scenario:
In the multi-processor system we have, PIT that interrupt any cpu in system and its update
jiffies value which get protected by write_seqlock(&xtime_lock).
When all CPU receive PIT interrupt they do jiffies++. In this case if we have 4 CPU, the value of jiffies is incremented by 4 ticks at each one tick, therefore our time is not true.
Is this scenario true or not?
i find my question i hope it is useful for you.
There are two components in the Intel APIC system, the local APIC (LAPIC) and the I/O APIC.
we know due of LAPIC bu about I/O APIC
I/O APICs contain a redirection table, which is used to route the interrupts it receives from peripheral buses to one or more local APICs.
(it is from wikipedia)
there for just one cpu recieve interupt or in some case more than one.
thank for your attention.