Sign Up

Sign Up to our social questions and Answers Engine to ask questions, answer people’s questions, and connect with other people.

Have an account? Sign In

Have an account? Sign In Now

Sign In

Login to our social questions & Answers Engine to ask questions answer people’s questions & connect with other people.

Sign Up Here

Forgot Password?

Don't have account, Sign Up Here

Forgot Password

Lost your password? Please enter your email address. You will receive a link and will create a new password via email.

Have an account? Sign In Now

You must login to ask a question.

Forgot Password?

Need An Account, Sign Up Here

Please briefly explain why you feel this question should be reported.

Please briefly explain why you feel this answer should be reported.

Please briefly explain why you feel this user should be reported.

Sign InSign Up

The Archive Base

The Archive Base Logo The Archive Base Logo

The Archive Base Navigation

  • SEARCH
  • Home
  • About Us
  • Blog
  • Contact Us
Search
Ask A Question

Mobile menu

Close
Ask a Question
  • Home
  • Add group
  • Groups page
  • Feed
  • User Profile
  • Communities
  • Questions
    • New Questions
    • Trending Questions
    • Must read Questions
    • Hot Questions
  • Polls
  • Tags
  • Badges
  • Buy Points
  • Users
  • Help
  • Buy Theme
  • SEARCH
Home/ Questions/Q 6670443
In Process

The Archive Base Latest Questions

Editorial Team
  • 0
Editorial Team
Asked: May 26, 20262026-05-26T03:16:11+00:00 2026-05-26T03:16:11+00:00

My makefile: ifndef VEC_LEN VEC_LEN = 1 endif my_target: a.c gcc a.c -DVEC_LEN=$(VEC_LEN) Is

  • 0

My makefile:

ifndef VEC_LEN
        VEC_LEN = 1
endif

my_target: a.c
        gcc a.c -DVEC_LEN=$(VEC_LEN)

Is there a way to tell make that my_target should be updated when VEC_LEN changes?

Update:

My scripts now look like this (and they work):
Makefile

SHELL := /bin/bash

# Define the answer if not defined yet
ANSWERTOLIFETHEUNIVERSEANDEVERYTHING ?= 42

# Update the header file if the answer has changed
# := always executes the shell command, = does not! Quote from http://www.gnu.org/software/make/manual/make.html:
#      immediate = deferred
#      immediate := immediate
DUMMY := $(shell ./updateAnswer.sh $(ANSWERTOLIFETHEUNIVERSEANDEVERYTHING) >logMakefile.txt)

answer : answer.h 
    echo "Updated!"
    touch answer

updateAnswer.sh

#!/bin/bash

# Check if the definition of the answer has changed in the header file
# If yes, re-write it. If not, do not touch it to avoid an updated timestamp.
if grep -q "ANSWER ${1}" answer.h
then
    echo "ANSWER unchanged, is still ${1}."
else
    echo "#define ANSWER ${1}" >answer.h
    echo 'Answer has changed:'
    cat answer.h
fi

Example output:

simon@x220:~$ make
echo "Updated!"
Updated!
touch answer
simon@x220:~$ make
make: `answer' is up to date.
simon@x220:~$ make ANSWERTOLIFETHEUNIVERSEANDEVERYTHING=3
echo "Updated!"
Updated!
touch answer
simon@x220:~$ make ANSWERTOLIFETHEUNIVERSEANDEVERYTHING=3
make: `answer' is up to date.
  • 1 1 Answer
  • 0 Views
  • 0 Followers
  • 0
Share
  • Facebook
  • Report

Leave an answer
Cancel reply

You must login to add an answer.

Forgot Password?

Need An Account, Sign Up Here

1 Answer

  • Voted
  • Oldest
  • Recent
  • Random
  1. Editorial Team
    Editorial Team
    2026-05-26T03:16:12+00:00Added an answer on May 26, 2026 at 3:16 am

    Assuming that the language is C,
    I think the most straightforward way is probably:

    1. Prepares vec_len.h which has a line #define VEC_LEN 1
    2. Adds #include "vec_len.h" in a.c
    3. If VEC_LEN‘s value has to be updated, rewrites vec_len.h
    4. Builds using usual .c file and header file dependency

    EDIT:
    Though this is a little naive way, does the following change work in your
    situation?

    Prepares a script(define.sh) like the following:

    #!/usr/bin/bash
    echo '#define VEC_LEN' $1 > vec_len.h
    

    And adds the following lines at the beginning of the makefile:

    VEC_LEN ?= 1
    DUMMY := $(shell define.sh $(VEC_LEN))
    
    • 0
    • Reply
    • Share
      Share
      • Share on Facebook
      • Share on Twitter
      • Share on LinkedIn
      • Share on WhatsApp
      • Report

Sidebar

Related Questions

I have a section of makefile that has this sort of structure: bob: ifdef
I have a working makefile that builds with mingw32. Now i renamed that makefile
In a makefile, I have the following line: helper.cpp: dtds.h Which ensures that helper.cpp
I m writing a simple Makefile which looks like this CC=gcc CXX=g++ DEBUG=-g COMPILER=${CXX}
I have a make build system that I am trying to decipher that someone
I want my Makefile to be invoked like this: make x11 oss bin which
I have been using a makefile that I inherited from the internet for long
Is makefile an advanced problem or a general problem for a programmer? For a
I have a Makefile building many C files with long long command lines and
I have a makefile template to compile a single DLL (for a plugin system).

Explore

  • Home
  • Add group
  • Groups page
  • Communities
  • Questions
    • New Questions
    • Trending Questions
    • Must read Questions
    • Hot Questions
  • Polls
  • Tags
  • Badges
  • Users
  • Help
  • SEARCH

Footer

© 2021 The Archive Base. All Rights Reserved
With Love by The Archive Base

Insert/edit link

Enter the destination URL

Or link to existing content

    No search term specified. Showing recent items. Search or use up and down arrow keys to select an item.