What is a typical interrupt latency for WinCE 6.0 on an ARM target?
(Just looking for a ballpark value for performance estimation)
Share
Sign Up to our social questions and Answers Engine to ask questions, answer people’s questions, and connect with other people.
Login to our social questions & Answers Engine to ask questions answer people’s questions & connect with other people.
Lost your password? Please enter your email address. You will receive a link and will create a new password via email.
Please briefly explain why you feel this question should be reported.
Please briefly explain why you feel this answer should be reported.
Please briefly explain why you feel this user should be reported.
What is a typical interrupt latency for WinCE 6.0 on an ARM target?
(Just looking for a ballpark value for performance estimation)
Depends on the processor speed. Single digit to low 10’s of microseconds for the ISR in most cases. See this article for a bit more depth. It covers up to 4.2. 5.0 behaves pretty much identically to 4.2. I’ve not specifically tested 6.0 in the same scenario, but since kernel drivers now don’t require a thunk, the ISR is likely the same and the IST is probably significantly quicker. A user-mode driver is likely to match the older 4.2/5.0 results.