Sign Up

Sign Up to our social questions and Answers Engine to ask questions, answer people’s questions, and connect with other people.

Have an account? Sign In

Have an account? Sign In Now

Sign In

Login to our social questions & Answers Engine to ask questions answer people’s questions & connect with other people.

Sign Up Here

Forgot Password?

Don't have account, Sign Up Here

Forgot Password

Lost your password? Please enter your email address. You will receive a link and will create a new password via email.

Have an account? Sign In Now

You must login to ask a question.

Forgot Password?

Need An Account, Sign Up Here

Please briefly explain why you feel this question should be reported.

Please briefly explain why you feel this answer should be reported.

Please briefly explain why you feel this user should be reported.

Sign InSign Up

The Archive Base

The Archive Base Logo The Archive Base Logo

The Archive Base Navigation

  • SEARCH
  • Home
  • About Us
  • Blog
  • Contact Us
Search
Ask A Question

Mobile menu

Close
Ask a Question
  • Home
  • Add group
  • Groups page
  • Feed
  • User Profile
  • Communities
  • Questions
    • New Questions
    • Trending Questions
    • Must read Questions
    • Hot Questions
  • Polls
  • Tags
  • Badges
  • Buy Points
  • Users
  • Help
  • Buy Theme
  • SEARCH
Home/ Questions/Q 8584413
In Process

The Archive Base Latest Questions

Editorial Team
  • 0
Editorial Team
Asked: June 11, 20262026-06-11T21:46:08+00:00 2026-06-11T21:46:08+00:00

I have a makefile which is just not working. Can you guys help me

  • 0

I have a makefile which is just not working. Can you guys help me to find where the error is? Thanks!

CC = gcc
FILES = workfile.c insert.c
TARGETS = exe
CFLAGS = -o
DBUG =
RM = rm -f
OBJS = *.o

#Master Rule

all: $(TARGETS)

#Build

exe: workfile.o insert.o
    $(CC) $(CFLAGS) $(DBUG) workfile.o insert.o exe

#workfile

workfile.o: workfile.c
    $(CC) $(DBUG) -c *.c

insert.o: insert.c
    $(CC) $(DBUG) -c *.c

clean:  
    $(RM) $(TARGETS) $(OBJS)

The error is as follows

$make all
gcc  -c *.c
gcc -o  workfile.o insert.o exe
gcc: error: exe: No such file or directory
make: *** [exe] Error 1

I even tried changing the names of the targets. But did not help. Could not continue further.

  • 1 1 Answer
  • 0 Views
  • 0 Followers
  • 0
Share
  • Facebook
  • Report

Leave an answer
Cancel reply

You must login to add an answer.

Forgot Password?

Need An Account, Sign Up Here

1 Answer

  • Voted
  • Oldest
  • Recent
  • Random
  1. Editorial Team
    Editorial Team
    2026-06-11T21:46:09+00:00Added an answer on June 11, 2026 at 9:46 pm

    I don’t think it is a good idea to put -o in CFLAGS, I would rather to remove -o from it.

    CFLAGS = -o -> CFLAGS =

    Now you can work on your exe, the output path should follow -o immediately.

    exe: workfile.o insert.o
        $(CC) $(CFLAGS) $(DBUG) workfile.o insert.o exe
    

    =>

    exe: workfile.o insert.o
        $(CC) $(CFLAGS) $(DBUG) -o exe workfile.o insert.o
    

    So the full makefile should look like:

    CC = gcc
    FILES = workfile.c insert.c
    TARGETS = exe
    CFLAGS =
    DBUG =
    RM = rm -f
    OBJS = *.o
    
    #Master Rule
    
    all: $(TARGETS)
    
    #Build
    
    exe: workfile.o insert.o
        $(CC) $(CFLAGS) $(DBUG) -o exe workfile.o insert.o
    
    #workfile
    
    workfile.o: workfile.c
        $(CC) $(DBUG) -o workfile.o -c workfile.c
    
    insert.o: insert.c
        $(CC) $(DBUG) -o insert.o -c insert.c
    
    clean:  
        $(RM) $(TARGETS) $(OBJS)
    
    • 0
    • Reply
    • Share
      Share
      • Share on Facebook
      • Share on Twitter
      • Share on LinkedIn
      • Share on WhatsApp
      • Report

Sidebar

Related Questions

I have a pattern which I use with wildcard in order to find files.
We have a Makefile which runs on a Windows 2003 machine and we are
So, I have a Makefile which runs different commands of how to build S/W.
I have a Makefile from which I want to call another external bash script
I have a source directory which uses makefile to compile the code. This makefile/configure
I'm new to the world of Makefile writing. I have a C project which
I have the following makefile which is a slight modification on others that I
In my makefile I have the following target, which compiles text/HTML resources into unsigned
I have installed gcc-3.3/g++-3.3 on ubuntu 11.04 which already has gcc/g++-4.4. So in my
I have existing code with their own makefiles which I want to load into

Explore

  • Home
  • Add group
  • Groups page
  • Communities
  • Questions
    • New Questions
    • Trending Questions
    • Must read Questions
    • Hot Questions
  • Polls
  • Tags
  • Badges
  • Users
  • Help
  • SEARCH

Footer

© 2021 The Archive Base. All Rights Reserved
With Love by The Archive Base

Insert/edit link

Enter the destination URL

Or link to existing content

    No search term specified. Showing recent items. Search or use up and down arrow keys to select an item.