Sign Up

Sign Up to our social questions and Answers Engine to ask questions, answer people’s questions, and connect with other people.

Have an account? Sign In

Have an account? Sign In Now

Sign In

Login to our social questions & Answers Engine to ask questions answer people’s questions & connect with other people.

Sign Up Here

Forgot Password?

Don't have account, Sign Up Here

Forgot Password

Lost your password? Please enter your email address. You will receive a link and will create a new password via email.

Have an account? Sign In Now

You must login to ask a question.

Forgot Password?

Need An Account, Sign Up Here

Please briefly explain why you feel this question should be reported.

Please briefly explain why you feel this answer should be reported.

Please briefly explain why you feel this user should be reported.

Sign InSign Up

The Archive Base

The Archive Base Logo The Archive Base Logo

The Archive Base Navigation

  • SEARCH
  • Home
  • About Us
  • Blog
  • Contact Us
Search
Ask A Question

Mobile menu

Close
Ask a Question
  • Home
  • Add group
  • Groups page
  • Feed
  • User Profile
  • Communities
  • Questions
    • New Questions
    • Trending Questions
    • Must read Questions
    • Hot Questions
  • Polls
  • Tags
  • Badges
  • Buy Points
  • Users
  • Help
  • Buy Theme
  • SEARCH
Home/ Questions/Q 6775993
In Process

The Archive Base Latest Questions

Editorial Team
  • 0
Editorial Team
Asked: May 26, 20262026-05-26T15:58:23+00:00 2026-05-26T15:58:23+00:00

I have a makefile with multiple targets that are generated by copying a file

  • 0

I have a makefile with multiple targets that are generated by copying a file from outside the working directory.

a.tex   : $(wildcard /foo/work1/a.tex)
    cp -p $< $@

b.tex   : $(wildcard /foo/work2/b.tex)
    cp -p $< $@

I use $(wildcard) because sometimes I run Make on systems that do not have access to /foo.

What is the best way to avoid repeating the cp -p $< $@ commands for every rule? Some options:

  • Setting up a %.tex : %.tex rule. This works, but it also applies to targets that aren’t specifically indicated so I get lots of warnings like make: Circular a.tex <- a.tex dependency dropped.
  • Defining a sequence of commands with define. This seems pointless since the command is only one line. So instead of copying cp $< $@ to every rule, I’d define a cp-dep sequence and copy cp-dep to every rule.
  • Defining the command as a variable so that I could do a.tex : $(wildcard /foo/work1/a.tex); $(CP-DEP)
  • Duplicating the target names as an additional rule. a.tex b.tex : ; cp -p $< $@. Error-prone.
  • Just copying and pasting. Clunky but effective and easy to understand.
  • 1 1 Answer
  • 0 Views
  • 0 Followers
  • 0
Share
  • Facebook
  • Report

Leave an answer
Cancel reply

You must login to add an answer.

Forgot Password?

Need An Account, Sign Up Here

1 Answer

  • Voted
  • Oldest
  • Recent
  • Random
  1. Editorial Team
    Editorial Team
    2026-05-26T15:58:24+00:00Added an answer on May 26, 2026 at 3:58 pm

    I ended up doing this:

    COPYFILES = /foo/work1/a.tex /foo/work2/b.tex
    
    define copyrule
    $(notdir $(1)): $$(wildcard $(1))
        cp -p $$< $$@
    endef
    $(foreach file,$(COPYFILES),$(eval $(call copyrule,$(file))))
    

    The advantage of this method is that I can easily add new files with a minimum of boilerplate text and I can easily copy the rule part of this to a new Makefile. The disadvantages are that I can no longer change the destination filename, and the implementation is rather opaque for people with less makefile experience.

    • 0
    • Reply
    • Share
      Share
      • Share on Facebook
      • Share on Twitter
      • Share on LinkedIn
      • Share on WhatsApp
      • Report

Sidebar

Related Questions

I have a directory images/ that I want to copy to build/images/ from within
I've got a make file that generates multiple targets. Something like: target-a: target-a.src target-include.src
If you have a project that utilizes a makefile which compiles multiple files and
I have a makefile with rules that look like this: data/foo-trunk.xml: svn log -v
I have a makefile that includes a Rules.mak file that holds includes to tools
I have a Makefile where most of my targets are created generically through a
I have a makefile project that builds and links a DLL, using the command-line
I have a makefile with something like the following targets: install: do a whole
I have a Makefile from which I want to call another external bash script
I have a Makefile that looks like this CXX = g++ -O2 -Wall all:

Explore

  • Home
  • Add group
  • Groups page
  • Communities
  • Questions
    • New Questions
    • Trending Questions
    • Must read Questions
    • Hot Questions
  • Polls
  • Tags
  • Badges
  • Users
  • Help
  • SEARCH

Footer

© 2021 The Archive Base. All Rights Reserved
With Love by The Archive Base

Insert/edit link

Enter the destination URL

Or link to existing content

    No search term specified. Showing recent items. Search or use up and down arrow keys to select an item.