Sign Up

Sign Up to our social questions and Answers Engine to ask questions, answer people’s questions, and connect with other people.

Have an account? Sign In

Have an account? Sign In Now

Sign In

Login to our social questions & Answers Engine to ask questions answer people’s questions & connect with other people.

Sign Up Here

Forgot Password?

Don't have account, Sign Up Here

Forgot Password

Lost your password? Please enter your email address. You will receive a link and will create a new password via email.

Have an account? Sign In Now

You must login to ask a question.

Forgot Password?

Need An Account, Sign Up Here

Please briefly explain why you feel this question should be reported.

Please briefly explain why you feel this answer should be reported.

Please briefly explain why you feel this user should be reported.

Sign InSign Up

The Archive Base

The Archive Base Logo The Archive Base Logo

The Archive Base Navigation

  • SEARCH
  • Home
  • About Us
  • Blog
  • Contact Us
Search
Ask A Question

Mobile menu

Close
Ask a Question
  • Home
  • Add group
  • Groups page
  • Feed
  • User Profile
  • Communities
  • Questions
    • New Questions
    • Trending Questions
    • Must read Questions
    • Hot Questions
  • Polls
  • Tags
  • Badges
  • Buy Points
  • Users
  • Help
  • Buy Theme
  • SEARCH
Home/ Questions/Q 3359304
In Process

The Archive Base Latest Questions

Editorial Team
  • 0
Editorial Team
Asked: May 18, 20262026-05-18T02:51:22+00:00 2026-05-18T02:51:22+00:00

In the 8086 architecture, the memory space is 1 MiB in size and divided

  • 0

In the 8086 architecture, the memory space is 1 MiB in size and divided into logical segments of up to 64 KiB each.

i.e. it has 20 address lines thus the following method is used:

That the data segment register is shifted left 4 bits then added to the offset register

My question is: How we do the shift operation although all the registers are only 16 bits

  • 1 1 Answer
  • 0 Views
  • 0 Followers
  • 0
Share
  • Facebook
  • Report

Leave an answer
Cancel reply

You must login to add an answer.

Forgot Password?

Need An Account, Sign Up Here

1 Answer

  • Voted
  • Oldest
  • Recent
  • Random
  1. Editorial Team
    Editorial Team
    2026-05-18T02:51:22+00:00Added an answer on May 18, 2026 at 2:51 am

    Address translation is done internally by a special unit without using the registers available to user code to store intermediate results – it just fetches 16-bit values and does the translation inside – it is not reflected anywhere where the user code could observe it.

    • 0
    • Reply
    • Share
      Share
      • Share on Facebook
      • Share on Twitter
      • Share on LinkedIn
      • Share on WhatsApp
      • Report

Sidebar

Related Questions

memory is referred to, using logical address in assembly langugage programming in 8086. is
How can a extend memory space at 8086 up to 1 GB ???
I took Computer Architecture course and I understood that processor has 32 registers each
I know that 8086 has a 20-bit address bus and 16-bit registers, so it
Is it determined by size of the address buss; if yes then was 8086
I'm in an Assembly class focusing on the intel 8086 architecture (all compiling /
This article claims that each register has an intended purpose and more importantly, When
Text on a website states, Each BUS CYCLE on the 8086 equals four system
When an 8086 or 8088 first powers up, what address does the processor begin
I'm teaching my 12 y.o. 8086 assembly language and yesterday we were talking memory,

Explore

  • Home
  • Add group
  • Groups page
  • Communities
  • Questions
    • New Questions
    • Trending Questions
    • Must read Questions
    • Hot Questions
  • Polls
  • Tags
  • Badges
  • Users
  • Help
  • SEARCH

Footer

© 2021 The Archive Base. All Rights Reserved
With Love by The Archive Base

Insert/edit link

Enter the destination URL

Or link to existing content

    No search term specified. Showing recent items. Search or use up and down arrow keys to select an item.